

## PATENT ABSTRACTS OF JAPAN

(11)Publication number : 10-209453

(43)Date of publication of application : 07.08.1998

(51)Int.Cl.

H01L 29/786

H01L 21/265

H01L 27/12

(21)Application number : 09-006477

(71)Applicant : TOSHIBA CORP

(22)Date of filing : 17.01.1997


(72)Inventor : USHIKU YUKIHIRO

## (54) SEMICONDUCTOR DEVICE AND ITS MANUFACTURE

(57)Abstract:

PROBLEM TO BE SOLVED: To form a strained silicon layer through a simple method without generating dislocation defects.

SOLUTION: A first silicon layer 1, an SiO<sub>2</sub> layer 2, and a second silicon layer 3 are successively laminated for the formation of an SOI substrate, ions 4 are implanted into the first silicon layer 1, a dislocation defect region 5 is formed inside the first silicon layer 1 through a first annealing process, the first silicon layer 1 and the SiO<sub>2</sub> layer 2 are separated from each other in terms of stress, and a tensile strain is induced in the second silicon layer 2 through a second annealing process carried out at least at the viscous fluid temperature of SiO<sub>2</sub>.



## LEGAL STATUS

[Date of request for examination]

22.04.2003

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

3645390

[Date of registration]

10.02.2005

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

BEST AVAILABLE COPY

**THIS PAGE BLANK (USPTO)**

Copyright (C); 1998,2003 Japan Patent Office

**THIS PAGE BLANK (USPTO)**

\* NOTICES \*

JPO and NCIPJ are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.

3.In the drawings, any words are not translated.

---

## CLAIMS

---

[Claim(s)]

[Claim 1] The semiconductor device characterized by having come to provide the substrate with which it comes to carry out the laminating of the 1st semi-conductor layer, an insulating layer, and the 2nd semi-conductor layer one by one, and for distortion being contained in said 2nd semi-conductor layer, and forming the component.

[Claim 2] The semiconductor device according to claim 1 characterized by forming the rearrangement defective field in said 1st semi-conductor layer.

[Claim 3] Said rearrangement defective field is a semiconductor device according to claim 2 characterized by being formed in the interface of said 1st semi-conductor layer and said insulating layer.

[Claim 4] Said 1st semi-conductor layer uses silicon as a principal component, and the consistency of the rearrangement defect of said rearrangement defective field is  $2 \times 10^{10}$  pieces/cm. Semiconductor device according to claim 2 or 3 characterized by being above.

[Claim 5] The semiconductor device according to claim 1 to 4 with which thickness of said 2nd semi-conductor layer is characterized by being smaller than said insulating layer thickness.

[Claim 6] Said 2nd semi-conductor layer is a semiconductor device according to claim 1 to 4 which uses silicon as a principal component and is characterized by said distortion being hauling distortion from which the lattice constant of said silicon in said 2nd semi-conductor layer becomes 1.01 or more times of the original lattice constant of silicon.

[Claim 7] Said 2nd semi-conductor layer uses silicon as a principal component, and said insulating layer is SiO<sub>2</sub>. Semiconductor device according to claim 1 to 4 with which it considers as a principal component, and thickness of said 2nd semi-conductor layer is characterized by being 1/5 or less [ of said insulating layer thickness ].

[Claim 8] By the process which the 1st semi-conductor layer, an insulating layer, and the 2nd semi-conductor layer prepare the substrate which comes to carry out a laminating one by one, and injects ion into said 1st semi-conductor layer, and heat treatment While forming the rearrangement defective field based on said ion in said 1st semi-conductor layer and separating said the 1st semi-conductor layer and said insulating layer in stress The manufacture approach of the semiconductor device characterized by having the process which makes said 2nd semi-conductor layer generate distortion, and the process which forms a component in said 2nd semi-conductor layer.

[Claim 9] Said heat treatment is the manufacture approach of the semiconductor device according to claim 8 which carries out the description of consisting of the 1st heat treatment which forms said rearrangement defective field, and the 2nd heat treatment which it is carried [ heat treatment ] out after this 1st heat treatment, and generates said distortion.

[Claim 10] The temperature of said 2nd heat treatment is the manufacture approach of the semiconductor device according to claim 9 which carries out the description of being beyond the viscous flow temperature of said insulating layer.

[Claim 11] Said insulating layer is SiO<sub>2</sub>. It is the manufacture approach of the semiconductor device according to claim 10 which considers as a principal component and carries out the description of said temperature being 900 degrees C or more.

**THIS PAGE BLANK (USPTO)**

[Claim 12] Said heat treatment is the manufacture approach of the semiconductor device according to claim 8 characterized by being what performs formation of said rearrangement defective field, and induction of said distortion to coincidence.

[Claim 13] Said ion is the manufacture approach of the semiconductor device according to claim 8 to 12 characterized by being the ion of at least one element chosen from the element group which consists of a hydrogen element and an inactive element.

---

[Translation done.]

**THIS PAGE BLANK (USPTO)**



\* NOTICES \*

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.

3.In the drawings, any words are not translated.

---

## DETAILED DESCRIPTION

---

### [Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to the semiconductor device which formed the component in the semi-conductor layer containing distortion, and its manufacture approach.

[0002]

[Description of the Prior Art] Many transistors, resistance, etc. are connected to the important parts of a computer or communication equipment so that an electrical circuit may be attained, and the large-scale integrated circuit (LSI) integrated and formed on 1 chip is used abundantly. For this reason, the engine performance of the whole device is connected as greatly as the engine performance of an LSI simple substance.

[0003] In the improvement in the engine performance of the LSI simple substance which consists of improvement in the engine performance of an LSI simple substance, for example, an Si system MOS device etc., implementation of MOSFET characterized by the high speed and the low power is indispensable. For this reason, for example, researches and developments aiming at improvement in electrical characteristics, such as current driving force, are done energetically.

[0004] The technique which forms a component in the silicon layer (distortion silicon layer) containing distortion as one of the techniques for heightening current driving force is known. The sectional view of the substrate which has the conventional distortion silicon layer in drawing 3 is shown.

[0005] Among drawing, 81 show the silicon substrate and sequential formation of the gray TEDDO SiGe mixed-crystal layer 82, the relaxation SiGe mixed-crystal layer 83, and the distortion silicon layer 84 is carried out on this silicon substrate 81. In this kind of substrate, a rearrangement defect is shut up in the gray TEDDO SiGe mixed-crystal layer 82, and it is supposed that a rearrangement defect will not go into the relaxation SiGe mixed-crystal layer 83.

[0006]

[Problem(s) to be Solved by the Invention] However, in fact, a rearrangement defect will go even into the relaxation SiGe mixed-crystal layer 83, and this rearrangement defect will reach even the distortion silicon layer 84 further. Therefore, since the dependability of the distortion silicon layer 84 fell, even if it formed the component in the distortion silicon layer 84 according to this rearrangement defect, there was a problem that it was difficult to acquire the electrical characteristics as expected.

[0007] Furthermore, since the highly precise epitaxial growth system and the process technique were required in order to form the gray TEDDO SiGe mixed-crystal layer 82 and the relaxation SiGe mixed-crystal layer 83, there was a problem that it was difficult to form the distortion silicon layer 84 easily.

[0008] Although the distortion silicon layer was effective in improvement in component properties, such as current driving force, like \*\*\*\*, there was a problem that it was difficult to form easily without causing generating of a rearrangement defect.

[0009] This invention was made in consideration of the above-mentioned situation, and the place made into the purpose is to offer the semiconductor device equipped with the substrate which

**THIS PAGE BLANK (USPTO)**

can be formed easily, and its manufacture approach, without inviting generating of a rearrangement defect for this distortion semi-conductor layer to the interior, including a distortion semi-conductor layer.

[0010]

[Means for Solving the Problem]

[Summary of the Invention] — in order to attain the account purpose of a top, the semiconductor device (claim 1) concerning this invention is characterized by having come to provide the substrate with which it comes to carry out the laminating of the 1st semi-conductor layer, an insulating layer, and the 2nd semi-conductor layer one by one, and for distortion being contained in said 2nd semi-conductor layer, and forming the component.

[0011] Moreover, other semiconductor devices (claim 2) concerning this invention are characterized by forming the rearrangement defective field in said 1st semi-conductor layer in the above-mentioned semiconductor device (claim 1).

[0012] Moreover, other semiconductor devices (claim 3) concerning this invention are characterized by forming said rearrangement defective field in the interface of said 1st semi-conductor layer and said insulating layer in the above-mentioned semiconductor device (claim 2).

[0013] Moreover, for other semiconductor devices (claim 4) concerning this invention, in the above-mentioned semiconductor device (claim 2, claim 3), said 1st semi-conductor layer uses silicon as a principal component, and the consistency of the rearrangement defect of said rearrangement defective field is  $2 \times 10^{10}$  pieces/cm. It is characterized by being above.

[0014] Moreover, it is characterized by other semiconductor devices (claim 5) concerning this invention having the thickness of said 2nd semi-conductor layer smaller than said insulating layer thickness in the above-mentioned semiconductor device (claim 1 – claim 4).

[0015] Moreover, in the above-mentioned semiconductor device (claim 1 – claim 4), said 2nd semi-conductor layer uses silicon as a principal component, and other semiconductor devices (claim 6) concerning this invention are characterized by the lattice constant of said silicon [ distortion / said ] in said 2nd semi-conductor layer being hauling distortion used as 1.01 or more times of the original lattice constant of silicon.

[0016] Moreover, for other semiconductor devices (claim 7) concerning this invention, in the above-mentioned semiconductor device (claim 1 – claim 4), said 2nd semi-conductor layer uses silicon as a principal component, and said insulating layer is SiO<sub>2</sub>. It considers as a principal component and thickness of said 2nd semi-conductor layer is characterized by being 1/5 or less [ of said insulating layer thickness ].

[0017] Moreover, the manufacture approach (claim 8) of the semiconductor device concerning this invention By the process which the 1st semi-conductor layer, an insulating layer, and the 2nd semi-conductor layer prepare the substrate which comes to carry out a laminating one by one, and injects ion into said 1st semi-conductor layer, and heat treatment While forming the rearrangement defective field based on said ion in said 1st semi-conductor layer and separating said the 1st semi-conductor layer and said insulating layer in stress, it is characterized by having the process which makes said 2nd semi-conductor layer generate distortion, and the process which forms a component in said 2nd semi-conductor layer.

[0018] Moreover, the manufacture approach (claim 9) of other semiconductor devices concerning this invention is performed in the manufacture approach (claim 8) of the above-mentioned semiconductor device after the 1st heat treatment in which said heat treatment forms said rearrangement defective field, and this 1st heat treatment, and the description of consisting of the 2nd heat treatment which generates said distortion is carried out.

[0019] Moreover, the manufacture approach (claim 10) of other semiconductor devices concerning this invention carries out the description of the temperature of said 2nd heat treatment being beyond the viscous flow temperature of said insulating layer in the manufacture approach (claim 9) of the above-mentioned semiconductor device.

[0020] Moreover, for the manufacture approach (claim 11) of other semiconductor devices concerning this invention, it sets to the manufacture approach (claim 10) of the above-mentioned semiconductor device, and said insulating layer is SiO<sub>2</sub>. It considers as a principal

**THIS PAGE BLANK (USPTO)**

component and the description of said temperature being 900 degrees C or more is carried out. [0021] Moreover, the manufacture approach (claim 12) of other semiconductor devices concerning this invention is characterized by said heat treatment being what performs formation of said rearrangement defective field, and induction of said distortion to coincidence in the manufacture approach (claim 8) of the above-mentioned semiconductor device.

[0022] Moreover, the manufacture approach (claim 13) of other semiconductor devices concerning this invention is characterized by being the ion of at least one element chosen from the element group which said ion becomes from a hydrogen element and an inactive element in the manufacture approach (claim 8 – claim 12) of the above-mentioned semiconductor device.

[0023] A base [operation] this invention view has the 1st semi-conductor layer, an insulating layer, and the 2nd semi-conductor layer in using the substrate (SOI substrate) which comes to carry out a laminating one by one, in order to obtain a distortion semi-conductor layer.

[0024] That is, in this invention, first, ion is injected into the 1st semi-conductor layer, and a rearrangement defective field is formed in the 1st semi-conductor layer by heat treatment. A rearrangement defective field can separate the 1st semi-conductor layer and insulating layer in stress.

[0025] Thus, if the 1st semi-conductor layer and insulating layer lower the 2nd semi-conductor layer and insulating layer to a room temperature from a hot (preferably beyond the viscous flow temperature of an insulating layer) condition in the condition of having dissociated in stress, the 2nd semi-conductor layer and insulating layer will come to receive distortion decided by both coefficient of thermal expansion and thickness.

[0026] Here, although a coefficient of thermal expansion is unchangeable, since thickness is changeable, sufficient distortion for the 2nd semi-conductor layer can be generated by adjusting the 2nd semi-conductor layer and insulating layer thickness.

[0027] Thus, according to this invention, sufficient hauling distortion for the 2nd semi-conductor layer can be produced by the ion implantation and heat treatment. Namely, a distortion semi-conductor layer can be easily formed now, without using a highly precise epitaxial growth system and a process technique.

[0028] Moreover, in this invention, although a rearrangement defective field is formed, since the insulating layer dissociates with the 2nd semi-conductor layer, a rearrangement defect does not generate this rearrangement defective field in the 2nd semi-conductor layer. Namely, a reliable distortion semi-conductor layer can be formed now.

[0029] Therefore, according to this invention, it can be reliable and the semi-conductor layer which has sufficient hauling distortion can be easily formed now. The semiconductor device (claim 1) concerning this invention is the thing of most fundamental configuration of that offer of a reliable distortion semi-conductor layer is attained.

[0030] Moreover, the characteristic configuration (rearrangement defective field) produced in case the semiconductor device (claim 2) concerning this invention manufactures the above-mentioned semiconductor device (claim 1) is added. Moreover, the semiconductor device (claim 3) concerning this invention limits the location of the most desirable rearrangement defective field, in order to obtain sufficient distortion.

[0031] Moreover, the semiconductor device (claim 4) concerning this invention limits the typical value of a rearrangement defective field in case the principal component of the 1st semi-conductor layer is silicon. Moreover, the semiconductor device (claim 5) concerning this invention limits the size relation between the thickness of the 2nd semi-conductor layer effective in obtaining sufficient distortion, and that of an insulating layer.

[0032] moreover, the case where the principal component of the 2nd semi-conductor layer of the semiconductor device (claim 6) concerning this invention is silicon — this — the value of the typical tensile stress, from which the 2nd semi-conductor layer is obtained is limited.

[0033] Moreover, for the principal component of the 2nd semi-conductor layer, the principal component of silicon and an insulating layer is [ the semiconductor device (claim 7) concerning this invention ] SiO<sub>2</sub>. The size relation between the thickness of the 2nd semi-conductor layer effective in obtaining sufficient distortion and that of an insulating layer is limited to a case.

[0034] Moreover, the manufacture approach (claim 8) of the semiconductor device concerning

**THIS PAGE BLANK (USPTO)**

this invention is the thing of most fundamental configuration of that offer of a reliable distortion semi-conductor layer is attained. Moreover, the manufacture approach (claim 9) of the semiconductor device concerning this invention limits having divided into the 1st heat treatment for forming a rearrangement defective field for heat treatment, and the 2nd heat treatment for making the 2nd semi-conductor layer generate distortion in the manufacture approach (claim 8) of the above-mentioned semiconductor device.

[0035] Moreover, the manufacture approach (claim 10) of the semiconductor device concerning this invention limits the desirable temperature of the 2nd heat treatment. Moreover, for the manufacture approach (claim 11) of the semiconductor device concerning this invention, the principal component of an insulating layer is SiO<sub>2</sub>. The desirable temperature of the 2nd heat treatment of a case is limited.

[0036] Moreover, the manufacture approach (claim 12) of the semiconductor device concerning this invention limits managing one heat treatment in the manufacture approach (claim 8) of the above-mentioned semiconductor device, without dividing into heat treatment for forming a rearrangement defective field, and heat treatment for making the 2nd semi-conductor layer generate distortion. Moreover, the manufacture approach (claim 13) of the semiconductor device concerning this invention limits ion effective in forming a rearrangement defective field.

[0037]

[Embodiment of the Invention] Hereafter, the gestalt (henceforth an operation gestalt) of operation of this invention is explained, referring to a drawing.

(1st operation gestalt) Drawing 1 is the process sectional view showing the formation approach of MOSFET concerning the 1st operation gestalt of this invention .

[0038] First, as shown in drawing 1 (a), they are the 1st silicon layer 1 as a support substrate, and SiO<sub>2</sub>. A layer 2 and the 2nd silicon layer 3 as a barrier layer in which a component is formed prepare the SOI substrate which comes to carry out a laminating one by one.

[0039] The thickness of the 1st silicon layer 1 is 700 micrometers and SiO<sub>2</sub>. The thickness of 100 micrometers and the 2nd silicon layer 3 of the thickness of a layer 2 is 20 micrometers. Thus, for the usual SOI substrate, the SOI substrates of this operation gestalt differ and the 2nd silicon layer 3 is SiO<sub>2</sub>. It is thinner than a layer 2. This is for heightening the effectiveness of this invention mentioned later. The thickness of the 2nd silicon layer 3 is SiO<sub>2</sub> like this operation gestalt. It is desirable that it is 1/5 or less [ of the thickness of a layer 2 ].

[0040] As the formation approach of a SOI substrate, after injecting oxygen ion into a silicon layer, any usual approach, such as the approach (SIMOX law) of performing annealing and forming a silicon oxidizing zone and the approach (lamination method) of making the silicon layer of two sheets rival through a silicon oxidizing zone, and forming it, may be used.

[0041] Next, as shown in drawing 1 (b), it is 2 acceleration voltage 20keV and 1x10<sup>16</sup> doses/cm. On conditions, a hydrogen ion is injected into the 1st silicon layer 1 from the 2nd silicon layer 3 side. Thereby, a hydrogen ion is the 1st silicon layer 1 and SiO<sub>2</sub>. It is introduced into the 1st silicon layer [ / near the interface with a layer 2 ] 1.

[0042] In addition, the ion of an inactive element may be poured in instead of a hydrogen ion. As ion, a hydrogen ion and the ion of an inactive element are used because these ion is effective in formation of a rearrangement defect.

[0043] Next, as shown in this drawing (b), the 1st annealing with a temperature of about 400-600 degrees C is performed, and it is the 1st silicon layer 1 and SiO<sub>2</sub>. In the 1st [ near the interface with a layer 2 ] silicon layer 1, the consistency of a rearrangement defect is 2 about 1x10<sup>15</sup> pieces/cm. The rearrangement defective field 5 is formed. By this rearrangement defective field 5, it is the 1st silicon layer 1 and SiO<sub>2</sub>. It dissociates in [ a layer 2 ] stress.

[0044] The consistency of the defect is small and seems in addition, not to form a defective field like this operation gestalt in the usual SOI substrate, although a defect exists in the silicon layer by the side of an insulator layer.

[0045] Then, SiO<sub>2</sub> The 2nd with a viscous flow temperature [ of a layer 2 / beyond ] (900 degrees C), for example, about 950-degree C temperature, annealing is performed, it pulls in the 2nd silicon layer 3, and distortion is generated. The SOI substrate which pulls in this phase and has distortion is completed.

**THIS PAGE BLANK (USPTO)**



[0046] The reason which pulls in the 2nd silicon layer 3 and distortion generates is as follows. SiO<sub>2</sub> Above the viscous flow temperature of a layer 2, it is SiO<sub>2</sub>. The stress of a layer 2 and the 2nd silicon layer 3 is eased.

[0047] and -- if temperature falls even from the high temperature beyond viscous flow temperature to a room temperature -- SiO<sub>2</sub> two-layer -- the 2 and 2nd silicon layers 3 will take charge of distortion decided by both coefficient of thermal expansion and thickness, respectively.

[0048] Specifically, it is SiO<sub>2</sub>. Since a coefficient of thermal expansion is  $4.0 \times 10^{-6}/\text{degree C}$ ,  $0.4 \times 10^{-6}/\text{degree C}$  and the number of thermal-expansion formation of silicon For example, SiO<sub>2</sub> Hauling distortion from which the thickness of a layer 2 will become 1.01 or more times of the lattice constant of original [ lattice constant / of the silicon in the 2nd silicon layer 3 ] of silicon if the thickness of 100nm and the 2nd silicon layer 3 is 20nm occurs in the 2nd silicon layer 3.

[0049] Generally hauling distortion generated in the 2nd silicon layer 3 is SiO<sub>2</sub>. It becomes so large that the 2nd silicon layer 3 is so thin that the thickness of a layer 2 is thick. Then, in order to generate tensile stress sufficient with this operation gestalt for the 2nd silicon layer 3, as it mentioned above, the usual SOI substrates differ, and it is the thickness of the 2nd silicon layer 3 SiO<sub>2</sub> It is made smaller than that of a layer 2.

[0050] To Table 1, it is SiO<sub>2</sub>. The value of the hauling distortion in the thickness (Si thickness) of the 2nd typical silicon layer 3 in case the thickness of a layer 2 is 100nm is shown. The percentage to an original lattice constant has shown hauling distortion. The thickness of the 2nd silicon layer 3 is SiO<sub>2</sub> from a table. About [ of the thickness of a layer 2 / 1/5 or less ], it turns out that sufficient hauling distortion of about 1% is obtained.

[0051]

[Table 1]

Si 膜厚 (nm)	引っ張り歪み (%)
100	0.032
80	0.035
60	0.042
40	0.062
20	0.117

(SiO<sub>2</sub> 膜厚: 100nm)

[0052] Here, if the rearrangement defective field 5 does not exist that is, it is the 1st silicon layer 1 and SiO<sub>2</sub>. If the layer 2 is not separated in stress, since the 1st silicon layer 1 of overwhelming thickness (700 micrometers) will govern the whole, it is SiO<sub>2</sub>. Although a layer 2 receives a big distortion, the 2nd silicon layer 2 hardly receives distortion.

[0053] In addition, you may make it the 1st annealing serve as the 2nd annealing by making temperature of the 1st annealing into 950 degrees C. Next, as shown in drawing 1 (c), isolation is performed by processing the 2nd silicon layer 3 into island shape, and embedding and forming the isolation insulator layer 6 in the perimeter. Next, as shown in this drawing (c), p mold impurity is introduced into the 2nd silicon layer 3, and a threshold electrical potential difference is adjusted.

[0054] Next, as shown in drawing 1 (d), after forming gate oxide 7 in the whole surface, the gate electrode 8 which consists of polycrystalline silicon is formed. Finally, by the ion implantation of n mold impurity which used the gate electrode 8 for the mask, the source drain diffusion layer 9 is formed in self align, and basic structure is completed.

[0055] After this, processes, such as a deposition process of an interlayer insulation film, a puncturing process of a contact hole, and a formation process of a source drain electrode, as well as the process of the usual MOSFET continue.

[0056] As stated above, according to the formation approach of this operation gestalt, sufficient hauling distortion for the 2nd silicon layer 3 can be produced by the ion implantation in the process of drawing 1 (b), and annealing of the 1st and 2 \*\*. Namely, a distortion silicon layer can be easily formed now, without using a highly precise epitaxial growth system and a process

**THIS PAGE BLANK (USPTO)**

technique.

[0057] Moreover, although the rearrangement defective field 5 is formed by the formation approach of this operation gestalt, this rearrangement defective field 5 is SiO<sub>2</sub>. By the layer 2, since it dissociates in the 2nd silicon layer 3, a rearrangement defect does not occur in the 2nd silicon layer 3. Namely, a reliable distortion silicon layer can be formed now.

[0058] Therefore, according to this operation gestalt, it can be reliable and the silicon layer 3 which has sufficient hauling distortion can be easily formed now. Moreover, a channel is formed in the silicon layer 3 which has sufficient hauling distortion in MOSFET of this operation gestalt. Generally, in the large distortion silicon layer of hauling distortion, an electronic effective mass becomes small.

[0059] Therefore, according to this operation gestalt, high MOSFET of current drive capacity can be realized now. For example, if the large distortion silicon layer of hauling distortion is used, compared with the case where an undistorted silicon layer is used, the component of the current drive capacity to be twice [ about ] many as this is realizable as reported to "International Electron Device Conference 1944 proceedings."

[0060] Moreover, as mentioned above, since the dependability without a rearrangement defect of the silicon layer 3 (component formation field) is high, only high current drive capacity is not only realizable, but it can realize stable high current drive capacity.

[0061] In addition, this invention is not limited to the above-mentioned operation gestalt. For example, although the above-mentioned operation gestalt explained the case where this invention was applied to MOSFET, this invention is applicable to other semiconductor devices, for example, a bipolar transistor. The sectional view of the bipolar transistor which applied this invention to drawing 2 is shown. Among drawing, in 11, n mold collector layer and 12 show p mold base layer, and 13 shows n mold emitter layer.

[0062] Moreover, since current drive capacity is high, semiconductor devices which applied this invention, such as MOSFET and a bipolar transistor, are effective as a configuration component of a logical circuit, for example.

[0063] moreover -- the above-mentioned operation gestalt -- the principal component of a semi-conductor layer -- the principal component of silicon and an insulating layer -- SiO<sub>2</sub> it is -- although the case where it was a SOI substrate was explained, this invention is applicable also to the SOI (Semiconductor On Insulator) substrate of other ingredient systems. In addition, in the technical range of this invention, it deforms variously and can carry out.

[0064]

[Effect of the Invention] As stated above, according to this invention, a distortion silicon layer without a rearrangement defect can be easily obtained now by using the substrate (SOI substrate) with which it comes to carry out the laminating of the 1st semi-conductor layer, an insulating layer, and the 2nd semi-conductor layer one by one.

---

[Translation done.]

**THIS PAGE BLANK (USPTO)**

\* NOTICES \*

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.

3.In the drawings, any words are not translated.

---

TECHNICAL PROBLEM

---

[Problem(s) to be Solved by the Invention] However, in fact, a rearrangement defect will go even into the relaxation SiGe mixed-crystal layer 83, and this rearrangement defect will reach even the distortion silicon layer 84 further. Therefore, since the dependability of the distortion silicon layer 84 fell, even if it formed the component in the distortion silicon layer 84 according to this rearrangement defect, there was a problem that it was difficult to acquire the electrical characteristics as expected.

[0007] Furthermore, since the highly precise epitaxial growth system and the process technique were required in order to form the gray TEDDO SiGe mixed-crystal layer 82 and the relaxation SiGe mixed-crystal layer 83, there was a problem that it was difficult to form the distortion silicon layer 84 easily.

[0008] Although the distortion silicon layer was effective in improvement in component properties, such as current driving force, like \*\*\*\*, there was a problem that it was difficult to form easily without causing generating of a rearrangement defect.

[0009] This invention was made in consideration of the above-mentioned situation, and the place made into the purpose is to offer the semiconductor device equipped with the substrate which can be formed easily, and its manufacture approach, without inviting generating of a rearrangement defect for this distortion semi-conductor layer to the interior, including a distortion semi-conductor layer.

---

[Translation done.]

**THIS PAGE BLANK (USPTO)**

\* NOTICES \*

JPO and NCIP are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.

3.In the drawings, any words are not translated.

---

MEANS

---

[Means for Solving the Problem]

[Summary of the Invention] — in order to attain the account purpose of a top, the semiconductor device (claim 1) concerning this invention is characterized by having come to provide the substrate with which it comes to carry out the laminating of the 1st semi-conductor layer, an insulating layer, and the 2nd semi-conductor layer one by one, and for distortion being contained in said 2nd semi-conductor layer, and forming the component.

[0011] Moreover, other semiconductor devices (claim 2) concerning this invention are characterized by forming the rearrangement defective field in said 1st semi-conductor layer in the above-mentioned semiconductor device (claim 1).

[0012] Moreover, other semiconductor devices (claim 3) concerning this invention are characterized by forming said rearrangement defective field in the interface of said 1st semi-conductor layer and said insulating layer in the above-mentioned semiconductor device (claim 2).

[0013] Moreover, for other semiconductor devices (claim 4) concerning this invention, in the above-mentioned semiconductor device (claim 2, claim 3), said 1st semi-conductor layer uses silicon as a principal component, and the consistency of the rearrangement defect of said rearrangement defective field is  $2 \times 10^{10}$  pieces/cm. It is characterized by being above.

[0014] Moreover, it is characterized by other semiconductor devices (claim 5) concerning this invention having the thickness of said 2nd semi-conductor layer smaller than said insulating layer thickness in the above-mentioned semiconductor device (claim 1 - claim 4).

[0015] Moreover, in the above-mentioned semiconductor device (claim 1 - claim 4), said 2nd semi-conductor layer uses silicon as a principal component, and other semiconductor devices (claim 6) concerning this invention are characterized by the lattice constant of said silicon [ distortion / said ] in said 2nd semi-conductor layer being hauling distortion used as 1.01 or more times of the original lattice constant of silicon.

[0016] Moreover, for other semiconductor devices (claim 7) concerning this invention, in the above-mentioned semiconductor device (claim 1 - claim 4), said 2nd semi-conductor layer uses silicon as a principal component, and said insulating layer is SiO<sub>2</sub>. It considers as a principal component and thickness of said 2nd semi-conductor layer is characterized by being 1/5 or less [ of said insulating layer thickness ].

[0017] Moreover, the manufacture approach (claim 8) of the semiconductor device concerning this invention By the process which the 1st semi-conductor layer, an insulating layer, and the 2nd semi-conductor layer prepare the substrate which comes to carry out a laminating one by one, and injects ion into said 1st semi-conductor layer, and heat treatment While forming the rearrangement defective field based on said ion in said 1st semi-conductor layer and separating said the 1st semi-conductor layer and said insulating layer in stress, it is characterized by having the process which makes said 2nd semi-conductor layer generate distortion, and the process which forms a component in said 2nd semi-conductor layer.

[0018] Moreover, the manufacture approach (claim 9) of other semiconductor devices concerning this invention is performed in the manufacture approach (claim 8) of the above-mentioned semiconductor device after the 1st heat treatment in which said heat treatment forms said

**THIS PAGE BLANK (USPTO)**



rearrangement defective field, and this 1st heat treatment, and the description of consisting of the 2nd heat treatment which generates said distortion is carried out.

[0019] Moreover, the manufacture approach (claim 10) of other semiconductor devices concerning this invention carries out the description of the temperature of said 2nd heat treatment being beyond the viscous flow temperature of said insulating layer in the manufacture approach (claim 9) of the above-mentioned semiconductor device.

[0020] Moreover, for the manufacture approach (claim 11) of other semiconductor devices concerning this invention, it sets to the manufacture approach (claim 10) of the above-mentioned semiconductor device, and said insulating layer is SiO<sub>2</sub>. It considers as a principal component and the description of said temperature being 900 degrees C or more is carried out.

[0021] Moreover, the manufacture approach (claim 12) of other semiconductor devices concerning this invention is characterized by said heat treatment being what performs formation of said rearrangement defective field, and induction of said distortion to coincidence in the manufacture approach (claim 8) of the above-mentioned semiconductor device.

[0022] Moreover, the manufacture approach (claim 13) of other semiconductor devices concerning this invention is characterized by being the ion of at least one element chosen from the element group which said ion becomes from a hydrogen element and an inactive element in the manufacture approach (claim 8 - claim 12) of the above-mentioned semiconductor device.

---

[Translation done.]

THIS PAGE BLANK (USPTO)

\* NOTICES \*

JP0 and NCIP1 are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.

3.In the drawings, any words are not translated.

---

## OPERATION

---

A base [operation] this invention view has the 1st semi-conductor layer, an insulating layer, and the 2nd semi-conductor layer in using the substrate (SOI substrate) which comes to carry out a laminating one by one, in order to obtain a distortion semi-conductor layer.

[0024] That is, in this invention, first, ion is injected into the 1st semi-conductor layer, and a rearrangement defective field is formed in the 1st semi-conductor layer by heat treatment. A rearrangement defective field can separate the 1st semi-conductor layer and insulating layer in stress.

[0025] Thus, if the 1st semi-conductor layer and insulating layer lower the 2nd semi-conductor layer and insulating layer to a room temperature from a hot (preferably beyond the viscous flow temperature of an insulating layer) condition in the condition of having dissociated in stress, the 2nd semi-conductor layer and insulating layer will come to receive distortion decided by both coefficient of thermal expansion and thickness.

[0026] Here, although a coefficient of thermal expansion is unchangeable, since thickness is changeable, sufficient distortion for the 2nd semi-conductor layer can be generated by adjusting the 2nd semi-conductor layer and insulating layer thickness.

[0027] Thus, according to this invention, sufficient hauling distortion for the 2nd semi-conductor layer can be produced by the ion implantation and heat treatment. Namely, a distortion semi-conductor layer can be easily formed now, without using a highly precise epitaxial growth system and a process technique.

[0028] Moreover, in this invention, although a rearrangement defective field is formed, since the insulating layer dissociates with the 2nd semi-conductor layer, a rearrangement defect does not generate this rearrangement defective field in the 2nd semi-conductor layer. Namely, a reliable distortion semi-conductor layer can be formed now.

[0029] Therefore, according to this invention, it can be reliable and the semi-conductor layer which has sufficient hauling distortion can be easily formed now. The semiconductor device (claim 1) concerning this invention is the thing of most fundamental configuration of that offer of a reliable distortion semi-conductor layer is attained.

[0030] Moreover, the characteristic configuration (rearrangement defective field) produced in case the semiconductor device (claim 2) concerning this invention manufactures the above-mentioned semiconductor device (claim 1) is added. Moreover, the semiconductor device (claim 3) concerning this invention limits the location of the most desirable rearrangement defective field, in order to obtain sufficient distortion.

[0031] Moreover, the semiconductor device (claim 4) concerning this invention limits the typical value of a rearrangement defective field in case the principal component of the 1st semi-conductor layer is silicon. Moreover, the semiconductor device (claim 5) concerning this invention limits the size relation between the thickness of the 2nd semi-conductor layer effective in obtaining sufficient distortion, and that of an insulating layer.

[0032] moreover, the case where the principal component of the 2nd semi-conductor layer of the semiconductor device (claim 6) concerning this invention is silicon -- this -- the value of the typical tensile stress, from which the 2nd semi-conductor layer is obtained is limited.

[0033] Moreover, for the principal component of the 2nd semi-conductor layer, the principal

**THIS PAGE BLANK (USPTO)**

component of silicon and an insulating layer is [ the semiconductor device (claim 7) concerning this invention ] SiO<sub>2</sub>. The size relation between the thickness of the 2nd semi-conductor layer effective in obtaining sufficient distortion and that of an insulating layer is limited to a case.

[0034] Moreover, the manufacture approach (claim 8) of the semiconductor device concerning this invention is the thing of most fundamental configuration of that offer of a reliable distortion semi-conductor layer is attained. Moreover, the manufacture approach (claim 9) of the semiconductor device concerning this invention limits having divided into the 1st heat treatment for forming a rearrangement defective field for heat treatment, and the 2nd heat treatment for making the 2nd semi-conductor layer generate distortion in the manufacture approach (claim 8) of the above-mentioned semiconductor device.

[0035] Moreover, the manufacture approach (claim 10) of the semiconductor device concerning this invention limits the desirable temperature of the 2nd heat treatment. Moreover, for the manufacture approach (claim 11) of the semiconductor device concerning this invention, the principal component of an insulating layer is SiO<sub>2</sub>. The desirable temperature of the 2nd heat treatment of a case is limited.

[0036] Moreover, the manufacture approach (claim 12) of the semiconductor device concerning this invention limits managing one heat treatment in the manufacture approach (claim 8) of the above-mentioned semiconductor device, without dividing into heat treatment for forming a rearrangement defective field, and heat treatment for making the 2nd semi-conductor layer generate distortion. Moreover, the manufacture approach (claim 13) of the semiconductor device concerning this invention limits ion effective in forming a rearrangement defective field.

[0037]

[Embodiment of the Invention] Hereafter, the gestalt (henceforth an operation gestalt) of operation of this invention is explained, referring to a drawing.

(1st operation gestalt) Drawing 1 is the process sectional view showing the formation approach of MOSFET concerning the 1st operation gestalt of this invention.

[0038] First, as shown in drawing 1 (a), they are the 1st silicon layer 1 as a support substrate, and SiO<sub>2</sub>. A layer 2 and the 2nd silicon layer 3 as a barrier layer in which a component is formed prepare the SOI substrate which comes to carry out a laminating one by one.

[0039] The thickness of the 1st silicon layer 1 is 700 micrometers and SiO<sub>2</sub>. The thickness of 100 micrometers and the 2nd silicon layer 3 of the thickness of a layer 2 is 20 micrometers. Thus, for the usual SOI substrate, the SOI substrates of this operation gestalt differ and the 2nd silicon layer 3 is SiO<sub>2</sub>. It is thinner than a layer 2. This is for heightening the effectiveness of this invention mentioned later. The thickness of the 2nd silicon layer 3 is SiO<sub>2</sub> like this operation gestalt. It is desirable that it is 1/5 or less [ of the thickness of a layer 2 ].

[0040] As the formation approach of a SOI substrate, after injecting oxygen ion into a silicon layer, any usual approach, such as the approach (SIMOX law) of performing annealing and forming a silicon oxidizing zone and the approach (lamination method) of making the silicon layer of two sheets rival through a silicon oxidizing zone, and forming it, may be used.

[0041] Next, as shown in drawing 1 (b), it is 2 acceleration voltage 20keV and 1x10<sup>16</sup> doses/cm. On conditions, a hydrogen ion is injected into the 1st silicon layer 1 from the 2nd silicon layer 3 side. Thereby, a hydrogen ion is the 1st silicon layer 1 and SiO<sub>2</sub>. It is introduced into the 1st silicon layer [ / near the interface with a layer 2 ] 1.

[0042] In addition, the ion of an inactive element may be poured in instead of a hydrogen ion. As ion, a hydrogen ion and the ion of an inactive element are used because these ion is effective in formation of a rearrangement defect.

[0043] Next, as shown in this drawing (b), the 1st annealing with a temperature of about 400-600 degrees C is performed, and it is the 1st silicon layer 1 and SiO<sub>2</sub>. In the 1st [ near the interface with a layer 2 ] silicon layer 1, the consistency of a rearrangement defect is 2 about 1x10<sup>15</sup> pieces/cm. The rearrangement defective field 5 is formed. By this rearrangement defective field 5, it is the 1st silicon layer 1 and SiO<sub>2</sub>. It dissociates in [ a layer 2 ] stress.

[0044] The consistency of the defect is small and seems in addition, not to form a defective field like this operation gestalt in the usual SOI substrate, although a defect exists in the silicon layer by the side of an insulator layer.

THIS PAGE BLANK (USPTO)

[0045] Then, SiO<sub>2</sub> The 2nd with a viscous flow temperature [ of a layer 2 / beyond ] (900 degrees C), for example, about 950-degree C temperature, annealing is performed, it pulls in the 2nd silicon layer 3, and distortion is generated. The SOI substrate which pulls in this phase and has distortion is completed.

[0046] The reason which pulls in the 2nd silicon layer 3 and distortion generates is as follows. SiO<sub>2</sub> Above the viscous flow temperature of a layer 2, it is SiO<sub>2</sub>. The stress of a layer 2 and the 2nd silicon layer 3 is eased.

[0047] and — if temperature falls even from the high temperature beyond viscous flow temperature to a room temperature — SiO<sub>2</sub> two-layer — the 2 and 2nd silicon layers 3 will take charge of distortion decided by both coefficient of thermal expansion and thickness, respectively.

[0048] Specifically, it is SiO<sub>2</sub>. Since a coefficient of thermal expansion is  $4.0 \times 10^{-6}/\text{degree C}$ ,  $0.4 \times 10^{-6}/\text{degree C}$  and the number of thermal-expansion formation of silicon For example, SiO<sub>2</sub> Hauling distortion from which the thickness of a layer 2 will become 1.01 or more times of the lattice constant of original [ lattice constant / of the silicon in the 2nd silicon layer 3 ] of silicon if the thickness of 100nm and the 2nd silicon layer 3 is 20nm occurs in the 2nd silicon layer 3.

[0049] Generally hauling distortion generated in the 2nd silicon layer 3 is SiO<sub>2</sub>. It becomes so large that the 2nd silicon layer 3 is so thin that the thickness of a layer 2 is thick. Then, in order to generate tensile stress sufficient with this operation gestalt for the 2nd silicon layer 3, as it mentioned above, the usual SOI substrates differ, and it is the thickness of the 2nd silicon layer 3 SiO<sub>2</sub> It is made smaller than that of a layer 2.

[0050] To Table 1, it is SiO<sub>2</sub>. The value of the hauling distortion in the thickness (Si thickness) of the 2nd typical silicon layer 3 in case the thickness of a layer 2 is 100nm is shown. The percentage to an original lattice constant has shown hauling distortion. The thickness of the 2nd silicon layer 3 is SiO<sub>2</sub> from a table. About [ of the thickness of a layer 2 / 1/5 or less ], it turns out that sufficient hauling distortion of about 1% is obtained.

[0051]

[Table 1]

Si 膜厚 (nm)	引っ張り歪み (%)
100	0.032
80	0.035
60	0.042
40	0.062
20	0.117

(SiO<sub>2</sub> 膜厚 : 100 nm)

[0052] Here, if the rearrangement defective field 5 does not exist that is, it is the 1st silicon layer 1 and SiO<sub>2</sub>. If the layer 2 is not separated in stress, since the 1st silicon layer 1 of overwhelming thickness (700 micrometers) will govern the whole, it is SiO<sub>2</sub>. Although a layer 2 receives a big distortion, the 2nd silicon layer 2 hardly receives distortion.

[0053] In addition, you may make it the 1st annealing serve as the 2nd annealing by making temperature of the 1st annealing into 950 degrees C. Next, as shown in drawing 1 (c), isolation is performed by processing the 2nd silicon layer 3 into island shape, and embedding and forming the isolation insulator layer 6 in the perimeter. Next, as shown in this drawing (c), p mold impurity is introduced into the 2nd silicon layer 3, and a threshold electrical potential difference is adjusted.

[0054] Next, as shown in drawing 1 (d), after forming gate oxide 7 in the whole surface, the gate electrode 8 which consists of polycrystalline silicon is formed. Finally, by the ion implantation of n mold impurity which used the gate electrode 8 for the mask, the source drain diffusion layer 9 is formed in self align, and basic structure is completed.

[0055] After this, processes, such as a deposition process of an interlayer insulation film, a puncturing process of a contact hole, and a formation process of a source drain electrode, as well as the process of the usual MOSFET continue.

**THIS PAGE BLANK (USPTO)**



[0056] As stated above, according to the formation approach of this operation gestalt, sufficient hauling distortion for the 2nd silicon layer 3 can be produced by the ion implantation in the process of drawing 1 (b), and annealing of the 1st and 2 \*\*. Namely, a distortion silicon layer can be easily formed now, without using a highly precise epitaxial growth system and a process technique.

[0057] Moreover, although the rearrangement defective field 5 is formed by the formation approach of this operation gestalt, this rearrangement defective field 5 is SiO<sub>2</sub>. By the layer 2, since it dissociates in the 2nd silicon layer 3, a rearrangement defect does not occur in the 2nd silicon layer 3. Namely, a reliable distortion silicon layer can be formed now.

[0058] Therefore, according to this operation gestalt, it can be reliable and the silicon layer 3 which has sufficient hauling distortion can be easily formed now. Moreover, a channel is formed in the silicon layer 3 which has sufficient hauling distortion in MOSFET of this operation gestalt. Generally, in the large distortion silicon layer of hauling distortion, an electronic effective mass becomes small.

[0059] Therefore, according to this operation gestalt, high MOSFET of current drive capacity can be realized now. For example, if the large distortion silicon layer of hauling distortion is used, compared with the case where an undistorted silicon layer is used, the component of the current drive capacity to be twice [ about ] many as this is realizable as reported to "International Electron Device Conference 1944 proceedings."

[0060] Moreover, as mentioned above, since the dependability without a rearrangement defect of the silicon layer 3 (component formation field) is high, only high current drive capacity is not only realizable, but it can realize stable high current drive capacity.

[0061] In addition, this invention is not limited to the above-mentioned operation gestalt. For example, although the above-mentioned operation gestalt explained the case where this invention was applied to MOSFET, this invention is applicable to other semiconductor devices, for example, a bipolar transistor. The sectional view of the bipolar transistor which applied this invention to drawing 2 is shown. Among drawing, in 11, n mold collector layer and 12 show p mold base layer, and 13 shows n mold emitter layer.

[0062] Moreover, since current drive capacity is high, semiconductor devices which applied this invention, such as MOSFET and a bipolar transistor, are effective as a configuration component of a logical circuit, for example.

[0063] moreover — the above-mentioned operation gestalt — the principal component of a semi-conductor layer — the principal component of silicon and an insulating layer — SiO<sub>2</sub> it is — although the case where it was a SOI substrate was explained, this invention is applicable also to the SOI (Semiconductor On Insulator) substrate of other ingredient systems. In addition, in the technical range of this invention, it deforms variously and can carry out.

---

[Translation done.]

**THIS PAGE BLANK (USPTO)**

\* NOTICES \*

JPO and NCIP I are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.

3.In the drawings, any words are not translated.

---

## DESCRIPTION OF DRAWINGS

---

### [Brief Description of the Drawings]

[Drawing 1] The process sectional view showing the formation approach of MOSFET concerning the 1st operation gestalt of this invention

[Drawing 2] The sectional view showing the bipolar transistor which applied this invention

[Drawing 3] The sectional view showing the substrate which has the conventional distortion silicon layer

### [Description of Notations]

- 1 — 1st silicon layer (1st semi-conductor layer)
- 2 — SiO<sub>2</sub> Layer
- 3 — 2nd silicon layer (2nd semi-conductor layer)
- 4 — Ion
- 5 — Rearrangement defective field
- 6 — Isolation insulator layer
- 7 — Gate oxide
- 8 — Gate electrode
- 9 — n mold source drain diffusion layer
- 11 — n mold collector layer
- 12 — p mold base layer
- 13 — n mold emitter layer

---

[Translation done.]

**THIS PAGE BLANK (USPTO)**

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開平10-209453

(43) 公開日 平成10年(1998) 8月7日

(51) Int.Cl.<sup>6</sup>

識別記号

F I

H 0 1 L 29/786  
21/265  
27/12

H 0 1 L 29/78  
27/12  
21/265  
29/78

6 2 6 C  
F  
Q  
6 2 1

審査請求 未請求 請求項の数13 O L (全 6 頁)

(21) 出願番号

特願平9-6477

(22) 出願日

平成9年(1997) 1月17日

(71) 出願人 000003078

株式会社東芝

神奈川県川崎市幸区堀川町72番地

(72) 発明者 牛久 幸広

神奈川県川崎市幸区小向東芝町1番地 株  
式会社東芝研究開発センター内


(74) 代理人 弁理士 鈴江 武彦 (外6名)

(54) 【発明の名称】 半導体装置およびその製造方法

(57) 【要約】

【課題】 転位欠陥の発生を招かず、かつ簡単な方法で歪みシリコン層を形成すること。

【解決手段】 まず、第1のシリコン層1、SiO<sub>2</sub>層2、第2のシリコン層3が順次積層してなるSOI基板を用意し、次に第1のシリコン層1にイオン4を注入した後、第1のアニールにより第1のシリコン層1内に転位欠陥領域5を形成して、第1のシリコン層1とSiO<sub>2</sub>層2を応力的に分離し、次にSiO<sub>2</sub>の粘性流動温度以上の第2のアニールにより第2のシリコン層2に引っ張り歪みを発生させる。



## 【特許請求の範囲】

【請求項1】第1の半導体層、絶縁層、第2の半導体層が順次積層されてなる基板を具備してなり、前記第2の半導体層には歪みが入っており、かつ素子が形成されていることを特徴とする半導体装置。

【請求項2】前記第1の半導体層内に転位欠陥領域が形成されていることを特徴とする請求項1に記載の半導体装置。

【請求項3】前記転位欠陥領域は、前記第1の半導体層と前記絶縁層との界面に形成されていることを特徴とする請求項2に記載の半導体装置。

【請求項4】前記第1の半導体層はシリコンを主成分とし、かつ前記転位欠陥領域の転位欠陥の密度は $1 \times 10^{10}$ 個/cm<sup>2</sup>以上であることを特徴とする請求項2または請求項3に記載の半導体装置。

【請求項5】前記第2の半導体層の厚さが、前記絶縁層の厚さより小さいことを特徴とする請求項1ないし請求項4のいずれかに記載の半導体装置。

【請求項6】前記第2の半導体層はシリコンを主成分とし、かつ前記歪みは、前記第2の半導体層中における前記シリコンの格子定数が、シリコンの本来の格子定数の1.01倍以上となる引っ張り歪みであることを特徴とする請求項1ないし請求項4のいずれかに記載の半導体装置。

【請求項7】前記第2の半導体層はシリコンを主成分とし、前記絶縁層はSiO<sub>2</sub>を主成分とし、かつ前記第2の半導体層の厚さが、前記絶縁層の厚さの1/5以下であることを特徴とする請求項1ないし請求項4のいずれかに記載の半導体装置。

【請求項8】第1の半導体層、絶縁層、第2の半導体層が順次積層されてなる基板を用意し、前記第1の半導体層にイオンを注入する工程と、熱処理により、前記イオンに基づいた転位欠陥領域を前記第1の半導体層内に形成して、前記第1の半導体層と前記絶縁層を応力的に分離するとともに、前記第2の半導体層に歪みを発生させる工程と、前記第2の半導体層に素子を形成する工程とを有することを特徴とする半導体装置の製造方法。

【請求項9】前記熱処理は、前記転位欠陥領域を形成する第1の熱処理と、この第1の熱処理の後に行なわれ、前記歪みを発生させる第2の熱処理とから構成されていることを特徴する請求項8に記載の半導体装置の製造方法。

【請求項10】前記第2の熱処理の温度は、前記絶縁層の粘性流動温度以上であることを特徴する請求項9に記載の半導体装置の製造方法。

【請求項11】前記絶縁層はSiO<sub>2</sub>を主成分とし、かつ前記温度は900℃以上であることを特徴する請求項10に記載の半導体装置の製造方法。

【請求項12】前記熱処理は、前記転位欠陥領域の形成

および前記歪みの誘起を同時に行なうものであることを特徴とする請求項8に記載の半導体装置の製造方法。

【請求項13】前記イオンは、水素元素および不活性元素からなる元素群から選ばれた少なくとも1つの元素のイオンであることを特徴とする請求項8ないし請求項12のいずれかに記載の半導体装置の製造方法。

## 【発明の詳細な説明】

## 【0001】

【発明の属する技術分野】本発明は、歪みの入った半導体層に素子を形成した半導体装置およびその製造方法に関する。

## 【0002】

【従来の技術】コンピュータや通信機器の重要部分には、多数のトランジスタや抵抗等を電気回路を達成するようにむすびつけ、1チップ上に集積化して形成した大規模集積回路(LSI)が多用されている。このため、機器全体の性能は、LSI単体の性能と大きく結び付いている。

【0003】LSI単体の性能向上、例えば、Si系MOSデバイス等で構成されるLSI単体の性能向上においては、高速かつ低消費電力を特徴とするMOSFETの実現が不可欠である。このため、例えば、電流駆動力等の電気的特性の向上を目的とした研究開発が精力的に行なわれている。

【0004】電流駆動力を高めるための技術の1つとして、歪みの入ったシリコン層(歪みシリコン層)に素子を形成する技術が知られている。図3に、従来の歪みシリコン層を有する基板の断面図を示す。

【0005】図中、81はシリコン基板を示しており、このシリコン基板81上には、グレーテッドSiGe混晶層82、緩和SiGe混晶層83、歪みシリコン層84が順次形成されている。この種の基板では、グレーテッドSiGe混晶層82内に転位欠陥が閉じ込められ、緩和SiGe混晶層83には転位欠陥が入らないとされている。

## 【0006】

【発明が解決しようとする課題】しかしながら、実際には、緩和SiGe混晶層83にまで転位欠陥が入り、さらにこの転位欠陥は歪みシリコン層84にまで達してしまう。したがって、この転位欠陥により、歪みシリコン層84の信頼性が低下するため、歪みシリコン層84に素子を形成しても、期待通りの電気的特性を得ることが困難であるという問題があった。

【0007】さらに、グレーテッドSiGe混晶層82、緩和SiGe混晶層83を形成するためには、高精度のエピタキシャル成長装置およびプロセス技術が必要であるので、歪みシリコン層84を容易に形成することが困難であるという問題があった。

【0008】上述の如く、歪みシリコン層は、電流駆動力等の素子特性の向上に有効であるが、転位欠陥の発生

を招くことなく、容易に形成することが困難であるという問題があった。

【0009】本発明は上記事情を考慮してなされたもので、その目的とするところは、歪み半導体層を含み、かつ該歪み半導体層をその内部に転位欠陥の発生を招くことなく、容易に形成することができる基板を備えた半導体装置およびその製造方法を提供することにある。

【0010】

【課題を解決するための手段】

【概要】上記目的を達成するために、本発明に係る半導体装置（請求項1）は、第1の半導体層、絶縁層、第2の半導体層が順次積層されてなる基板を具備してなり、前記第2の半導体層には歪みが入っており、かつ素子が形成されていることを特徴とする。

【0011】また、本発明に係る他の半導体装置（請求項2）は、上記半導体装置（請求項1）において、前記第1の半導体層内に転位欠陥領域が形成されていることを特徴とする。

【0012】また、本発明に係る他の半導体装置（請求項3）は、上記半導体装置（請求項2）において、前記転位欠陥領域が、前記第1の半導体層と前記絶縁層との界面に形成されていることを特徴とする。

【0013】また、本発明に係る他の半導体装置（請求項4）は、上記半導体装置（請求項2、請求項3）において、前記第1の半導体層がシリコンを主成分とし、かつ前記転位欠陥領域の転位欠陥の密度が  $1 \times 10^{10}$  個/cm<sup>2</sup> 以上であることを特徴とする。

【0014】また、本発明に係る他の半導体装置（請求項5）は、上記半導体装置（請求項1～請求項4）において、前記第2の半導体層の厚さが、前記絶縁層の厚さより小さいことを特徴とする。

【0015】また、本発明に係る他の半導体装置（請求項6）は、上記半導体装置（請求項1～請求項4）において、前記第2の半導体層がシリコンを主成分とし、かつ前記歪みが、前記第2の半導体層中における前記シリコンの格子定数が、シリコンの本来の格子定数の1.01倍以上となる引っ張り歪みであることを特徴とする。

【0016】また、本発明に係る他の半導体装置（請求項7）は、上記半導体装置（請求項1～請求項4）において、前記第2の半導体層がシリコンを主成分とし、前記絶縁層が SiO<sub>2</sub> を主成分とし、かつ前記第2の半導体層の厚さが、前記絶縁層の厚さの1/5以下であることを特徴とする。

【0017】また、本発明に係る半導体装置の製造方法（請求項8）は、第1の半導体層、絶縁層、第2の半導体層が順次積層されてなる基板を用意し、前記第1の半導体層にイオンを注入する工程と、熱処理により、前記イオンに基づいた転位欠陥領域を前記第1の半導体層内に形成して、前記第1の半導体層と前記絶縁層を応力的に分離するとともに、前記第2の半導体層に歪みを発生

させる工程と、前記第2の半導体層に素子を形成する工程とを有することを特徴とする。

【0018】また、本発明に係る他の半導体装置の製造方法（請求項9）は、上記半導体装置の製造方法（請求項8）において、前記熱処理が、前記転位欠陥領域を形成する第1の熱処理と、この第1の熱処理の後に行なわれ、前記歪みを発生させる第2の熱処理とから構成されていることを特徴とする。

【0019】また、本発明に係る他の半導体装置の製造方法（請求項10）は、上記半導体装置の製造方法（請求項9）において、前記第2の熱処理の温度が、前記絶縁層の粘性流動温度以上であることを特徴とする。

【0020】また、本発明に係る他の半導体装置の製造方法（請求項11）は、上記半導体装置の製造方法（請求項10）において、前記絶縁層が SiO<sub>2</sub> を主成分とし、かつ前記温度が900℃以上であることを特徴とする。

【0021】また、本発明に係る他の半導体装置の製造方法（請求項12）は、上記半導体装置の製造方法（請求項8）において、前記熱処理が、前記転位欠陥領域の形成および前記歪みの誘起を同時に行なうものであることを特徴とする。

【0022】また、本発明に係る他の半導体装置の製造方法（請求項13）は、上記半導体装置の製造方法（請求項8～請求項12）において、前記イオンが、水素元素および不活性元素からなる元素群から選ばれた少なくとも1つの元素のイオンであることを特徴とする。

【0023】【作用】本発明の基本的な考え方は、歪み半導体層を得るために、第1の半導体層、絶縁層、第2の半導体層が順次積層されてなる基板（SOI基板）を利用することにある。

【0024】すなわち、本発明では、まず、第1の半導体層にイオンを注入し、熱処理により第1の半導体層内に転位欠陥領域を形成する。転位欠陥領域は第1の半導体層と絶縁層を応力的に分離することができる。

【0025】このように第1の半導体層と絶縁層が応力的に分離された状態で、第2の半導体層および絶縁層を高温（好ましくは絶縁層の粘性流動温度以上）の状態から室温に下げると、第2の半導体層および絶縁層は、両者の熱膨張係数および厚さで決まる歪みを受けるようになる。

【0026】ここで、熱膨張係数を変えることはできないが、厚さを変えることはできるので、第2の半導体層および絶縁層の厚さを調整することにより、第2の半導体層に十分な歪みを発生させることができる。

【0027】このように本発明によれば、イオン注入と熱処理により、第2の半導体層に十分な引っ張り歪みを生じさせることができる。すなわち、高精度のエピタキシャル成長装置やプロセス技術を用いずに、歪み半導体層を容易に形成できるようになる。

【0028】また、本発明では、転位欠陥領域を形成するが、この転位欠陥領域は絶縁層により、第2の半導体層とは分離されているので、第2の半導体層に転位欠陥が発生することはない。すなわち、信頼性の高い歪み半導体層を形成できるようになる。

【0029】したがって、本発明によれば、信頼性が高く、十分な引っ張り歪みを有する半導体層を容易に形成できるようになる。本発明に係る半導体装置（請求項1）は、信頼性の高い歪み半導体層の提供が可能となる最も基本的な構成のものである。

【0030】また、本発明に係る半導体装置（請求項2）は、上記半導体装置（請求項1）を製造する際に生じる特徴ある構成（転位欠陥領域）が追加されたものである。また、本発明に係る半導体装置（請求項3）は、十分な歪みを得るために最も好ましい転位欠陥領域の位置を限定したものである。

【0031】また、本発明に係る半導体装置（請求項4）は、第1の半導体層の主成分がシリコンの場合の転位欠陥領域の典型的な値を限定したものである。また、本発明に係る半導体装置（請求項5）は、十分な歪みを得るのに有効な第2の半導体層の厚さと絶縁層のそれとの大小関係を限定したものである。

【0032】また、本発明に係る半導体装置（請求項6）は、第2の半導体層の主成分がシリコンの場合に、該第2の半導体層が得られる典型的な引っ張り応力の値を限定したものである。

【0033】また、本発明に係る半導体装置（請求項7）は、第2の半導体層の主成分がシリコン、絶縁層の主成分がSiO<sub>2</sub>の場合に、十分な歪みを得るのに有効な第2の半導体層の厚さと絶縁層のそれとの大小関係を限定したものである。

【0034】また、本発明に係る半導体装置の製造方法（請求項8）は、信頼性の高い歪み半導体層の提供が可能となる最も基本的な構成のものである。また、本発明に係る半導体装置の製造方法（請求項9）は、上記半導体装置の製造方法（請求項8）において、熱処理を転位欠陥領域を形成するための第1の熱処理と、第2の半導体層に歪みを発生させるための第2の熱処理とに分けたことを限定したものである。

【0035】また、本発明に係る半導体装置の製造方法（請求項10）は、第2の熱処理の好ましい温度を限定したものである。また、本発明に係る半導体装置の製造方法（請求項11）は、絶縁層の主成分がSiO<sub>2</sub>の場合の第2の熱処理の好ましい温度を限定したものである。

【0036】また、本発明に係る半導体装置の製造方法（請求項12）は、上記半導体装置の製造方法（請求項8）において、転位欠陥領域を形成するための熱処理と、第2の半導体層に歪みを発生させるための熱処理とに分けずに、1つの熱処理で済ませることを限定したも

のである。また、本発明に係る半導体装置の製造方法（請求項13）は、転位欠陥領域を形成するのに有効なイオンを限定したものである。

【0037】

【発明の実施の形態】以下、図面を参照しながら本発明の実施の形態（以下、実施形態という）を説明する。

（第1の実施形態）図1は、本発明の第1の実施形態に係るMOSFETの形成方法を示す工程断面図である。

【0038】まず、図1（a）に示すように、支持基板としての第1のシリコン層1、SiO<sub>2</sub>層2、素子が形成される活性層としての第2のシリコン層3が順次積層されてなるSOI基板を用意する。

【0039】第1のシリコン層1の厚さは例えば700μm、SiO<sub>2</sub>層2の厚さは例えば100μm、第2のシリコン層3の厚さは例えば20μmである。このように、本実施形態のSOI基板は、通常のSOI基板とは異なり、第2のシリコン層3はSiO<sub>2</sub>層2よりも薄い。これは後述する本発明の効果を高めるためである。第2のシリコン層3の厚さは、本実施形態のように、SiO<sub>2</sub>層2の厚さの1/5以下であることが好ましい。

【0040】SOI基板の形成方法としては、シリコン層に酸素イオンを注入した後にアニールを行なってシリコン酸化層を形成する方法（SIMOX法）や、2枚のシリコン層をシリコン酸化層を介して張り合わせて形成する方法（張り合わせ法）等の通常のどの方法を用いても良い。

【0041】次に図1（b）に示すように、加速電圧20keV、ドーズ量1×10<sup>16</sup>個/cm<sup>2</sup>の条件で、第2のシリコン層3側から第1のシリコン層1に水素イオンを注入する。これにより、水素イオンは、第1のシリコン層1とSiO<sub>2</sub>層2との界面近傍における第1のシリコン層1に導入される。

【0042】なお、水素イオンの代わりに、不活性元素のイオンを注入しても良い。イオンとして、水素イオン、不活性元素のイオンを用いるのは、これらイオンが転位欠陥の形成に有効であるからである。

【0043】次に同図（b）に示すように、400～600℃程度の温度の第1のアニールを行なって、第1のシリコン層1とSiO<sub>2</sub>層2との界面近傍の第1のシリコン層1内に、転位欠陥の密度が約1×10<sup>15</sup>個/cm<sup>2</sup>の転位欠陥領域5を形成する。この転位欠陥領域5によって、第1のシリコン層1とSiO<sub>2</sub>層2とは応力的に分離される。

【0044】なお、通常のSOI基板においても、絶縁膜側のシリコン層に欠陥は存在するが、その欠陥の密度は小さく、本実施形態のような欠陥領域を形成するようなものではない。

【0045】この後、SiO<sub>2</sub>層2の粘性流動温度（900℃）以上、例えば950℃程度の温度の第2のアニールを行なって、第2のシリコン層3に引っ張り歪みを



発生させる。この段階で引っ張り歪を有するS O I基板が完成する。

【0046】第2のシリコン層3に引っ張り歪みが発生する理由は以下の通りである。S i O<sub>2</sub> 層2の粘性流動温度以上では、S i O<sub>2</sub> 層2および第2のシリコン層3の応力は緩和している。

【0047】そして、粘性流動温度以上の高温度から室温にまで温度が下がると、S i O<sub>2</sub>層2および第2のシリコン層3は、両者の熱膨張係数および膜厚で決まる歪みをそれぞれ受け持つことになる。

【0048】具体的には、S i O<sub>2</sub> の熱膨張係数は $0.4 \times 10^{-6} / ^\circ\text{C}$ 、シリコンの熱膨張係数は $4.0 \times 10^{-6} / ^\circ\text{C}$ であるので、例えば、S i O<sub>2</sub> 層2の厚さが100nm、第2のシリコン層3の厚さが20nmであれば、第2のシリコン層3中のシリコンの格子定数が、シリコンの本来の格子定数の1.01倍以上となる引っ張り歪みが第2のシリコン層3に発生する。

【0049】第2のシリコン層3に発生する引っ張り歪みは、一般に、S i O<sub>2</sub> 層2の厚さが厚いほど、第2のシリコン層3が薄いほど大きくなる。そこで、本実施形態では、第2のシリコン層3に十分な引っ張り応力を発生させるために、上述したように、通常のS O I基板とは異なり、第2のシリコン層3の厚さをS i O<sub>2</sub> 層2のそれよりも小さくしている。

【0050】表1に、S i O<sub>2</sub> 層2の厚さが100nmの場合における、代表的な第2のシリコン層3の厚さ（S i 膜厚）における引っ張り歪みの値を示す。引っ張り歪みは本来の格子定数に対する百分率で示してある。表から第2のシリコン層3の厚さが、S i O<sub>2</sub> 層2の厚さの1/5程度以下では、1%程度の十分な引っ張り歪みが得られることが分かる。

【0051】

【表1】

S i 膜厚 (nm)	引っ張り歪み (%)
100	0.032
80	0.035
60	0.042
40	0.062
20	0.117

(S i O<sub>2</sub> 膜厚: 100nm)

【0052】ここで、転位欠陥領域5が存在しないと、つまり、第1のシリコン層1とS i O<sub>2</sub> 層2とが応力的に分離されていないと、圧倒的な厚さ（700μm）の第1のシリコン層1が全体を支配するので、S i O<sub>2</sub> 層2は大きな歪みを受けるが、第2のシリコン層2はほとんど歪みを受けない。

【0053】なお、第1のアニールの温度を例えば950℃にすることにより、第1のアニールが第2のアニール

を兼ねるようにしても良い。次に図1(c)に示すように、第2のシリコン層3を島状に加工し、その周囲に素子分離絶縁膜6を埋め込み形成することにより、素子分離を行なう。次に同図(c)に示すように、第2のシリコン層3にp型不純物を導入して、しきい値電圧の調整を行なう。

【0054】次に図1(d)に示すように、全面にゲート酸化膜7を形成した後、例えば多結晶シリコンからなるゲート電極8を形成する。最後に、ゲート電極8をマスクに用いたn型不純物のイオン注入により、ソース・ドレイン拡散層9を自己整合的に形成して、基本構造が完成する。

【0055】この後は、通常のMOSFETのプロセスと同様に、層間絶縁膜の堆積工程、コンタクトホールの開孔工程、ソース・ドレイン電極の形成工程などの工程が続く。

【0056】以上述べたように、本実施形態の形成方法によれば、図1(b)の工程におけるイオン注入および第1、2第のアニールにより、第2のシリコン層3に十分な引っ張り歪みを生じさせることができる。すなわち、高精度のエピタキシャル成長装置やプロセス技術を用いずに、歪みシリコン層を容易に形成できるようになる。

【0057】また、本実施形態の形成方法では、転位欠陥領域5を形成するが、この転位欠陥領域5はS i O<sub>2</sub> 層2により、第2のシリコン層3とは分離されているので、第2のシリコン層3に転位欠陥が発生することはない。すなわち、信頼性の高い歪みシリコン層を形成できるようになる。

【0058】したがって、本実施形態によれば、信頼性が高く、十分な引っ張り歪みを有するシリコン層3を容易に形成できるようになる。また、本実施形態のMOSFETでは、十分な引っ張り歪みを有するシリコン層3にチャンネルが形成される。一般に、引っ張り歪みの大きい歪みシリコン層においては、電子の有効質量が小さくなる。

【0059】したがって、本実施形態によれば、電流駆動能力の高いMOSFETを実現できるようになる。例えば、引っ張り歪みの大きい歪みシリコン層を用いれば、“International Electron Device Conference 1944 プロシーディングス”に報告されているように、無歪みシリコン層を用いた場合に比べて、約2倍の電流駆動能力の素子を実現することができる。

【0060】また、上述したように、シリコン層3（素子形成領域）は転位欠陥の無い信頼性の高いものなので、単に高い電流駆動能力を実現できるだけでなく、安定した高い電流駆動能力を実現できるようになる。

【0061】なお、本発明は上記実施形態に限定されるものではない。例えば、上記実施形態では、本発明をM

OSFETに適用した場合について説明したが、本発明は他の半導体素子、例えばバイポーラトランジスタにも適用できる。図2に、本発明を適用したバイポーラトランジスタの断面図を示す。図中、11はn型コレクタ層、12はp型ベース層、13はn型エミッタ層を示している。

【0062】また、本発明を適用したMOSFETやバイポーラトランジスタ等の半導体素子は、電流駆動能力が高いので、例えば、ロジック回路の構成素子として有効である。

【0063】また、上記実施形態では、半導体層の主成分がシリコン、絶縁層の主成分がSiO<sub>2</sub>であるSOI基板の場合について説明したが、本発明は他の材料系のSOI (Semiconductor On Insulator) 基板にも適用可能である。その他、本発明の技術的範囲で、種々変形して実施できる。

【0064】

【発明の効果】以上述べたように、本発明によれば、第1の半導体層、絶縁層、第2の半導体層が順次積層されてなる基板 (SOI 基板) を利用することにより、転位欠陥がない歪みシリコン層を容易に得られるようにな

る。

【図面の簡単な説明】

【図1】本発明の第1の実施形態に係るMOSFETの形成方法を示す工程断面図


【図2】本発明を適用したバイポーラトランジスタを示す断面図

【図3】従来の歪みシリコン層を有する基板を示す断面図


【符号の説明】

- 10 1…第1のシリコン層 (第1の半導体層)
- 2…SiO<sub>2</sub> 層
- 3…第2のシリコン層 (第2の半導体層)
- 4…イオン
- 5…転位欠陥領域
- 6…素子分離絶縁膜
- 7…ゲート酸化膜
- 8…ゲート電極
- 9…n型ソース・ドレイン拡散層
- 11…n型コレクタ層
- 12…p型ベース層
- 13…n型エミッタ層


【図1】



【図2】



【図3】



**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☒ **BLACK BORDERS**

☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**

☐ **FADED TEXT OR DRAWING**

☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**

☒ **SKEWED/SLANTED IMAGES**

☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**

☒ **GRAY SCALE DOCUMENTS**

☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**

☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**

☐ **OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**

**THIS PAGE BLANK (USPTO)**